ViewTube

ViewTube
Sign inSign upSubscriptions
Filters

Upload date

Type

Duration

Sort by

Features

Reset

1,058 results

bitluni
I made a GPU at home

Take back your personal data with Incogni! Use code BITLUNI at the link below and get 60% off an annual plan: ...

14:32
I made a GPU at home

2,381,727 views

9 months ago

leepspvideo
The RISC-V Revolution Begins: Meet the MuseBook Laptop

Thanks to SpacemiT for sending me this to test Links SpacemiT Developer: https://developer.spacemit.com/ SpacemiT Forum: ...

14:30
The RISC-V Revolution Begins: Meet the MuseBook Laptop

46,684 views

4 months ago

V. Hunter Adams
RISC-V Processor implemented on DE1-SoC

Cornell ECE 5760 students Zhuoer Shao and Han Yang demonstrate their final project. Project webpage: ...

7:55
RISC-V Processor implemented on DE1-SoC

1,510 views

1 year ago

V. Hunter Adams
RISC-V Processor with Sorting Demo on DE1-SoC

Cornell ECE 5760 students Shuzhe Liu, Tongyuan Liu, and Jiacheng Tu demonstrate their final project. Project webpage: ...

7:41
RISC-V Processor with Sorting Demo on DE1-SoC

1,095 views

1 year ago

CFVBHF
RISC-V RV32I Processor By Nazarbayev University Students

In this video we are incrementing Register 10 (a0) - Blinking LED on Tang Primer 20k.

0:08
RISC-V RV32I Processor By Nazarbayev University Students

0 views

34 minutes ago

Luca Berton
OpenBao on RISC-V DeepComputing | Secrets Management on Open Hardware at Open Source Summit Europe

At Open Source Summit Europe, we achieved something big: running OpenBao (the open-source fork of HashiCorp Vault) directly ...

2:17
OpenBao on RISC-V DeepComputing | Secrets Management on Open Hardware at Open Source Summit Europe

193 views

4 months ago

Nat Wagner
ECE 287 RISC-V FPGA Fibonacci Test

This is a demonstration of our final project for ECE 287 at Miami University. The project repository can be found here: ...

0:23
ECE 287 RISC-V FPGA Fibonacci Test

610 views

1 year ago

Luca Berton
RISC-V for Cryptography & Side-Channel Attack Protection

RISC-V isn't just about open-source CPUs—it's also a powerful platform for cryptography and security. In this talk, we explore how ...

0:48
RISC-V for Cryptography & Side-Channel Attack Protection

20 views

4 months ago

risc
Level 16 - Land 6/10 backhands (hand-fed) 🎾

Close call I'm still a beginner, so tips and suggestions are welcome! Can you beat this? Try it yourself! ✓ Like, subscribe, and ...

0:34
Level 16 - Land 6/10 backhands (hand-fed) 🎾

1,012 views

6 months ago

Intersect360 Research
RISC-V Summit with Doug Norton of InspireSemi and HPC-AI Society

Doug Norton and I discuss the adoption and future of RISC-V for HPC and AI, including a look at the latest InspireSemi ...

2:20
RISC-V Summit with Doug Norton of InspireSemi and HPC-AI Society

234 views

5 months ago

risc
Level 11 - Land 3/10 backhands (hand-fed) 🎾

First level for backhand I'm still a beginner, so tips and suggestions are welcome! Can you beat this? Try it yourself! ✓ Like ...

0:14
Level 11 - Land 3/10 backhands (hand-fed) 🎾

938 views

6 months ago

Life’s Miracles
RISC De Cearta/Despartire Inainte De Petrecere/Drum!
6:16
RISC De Cearta/Despartire Inainte De Petrecere/Drum!

1,686 views

3 months ago

Intersect360 Research
John Hengeveld's Gratitude Award and the evolution of RISC-V

Intel's John Hengeveld, a key contributor to the RISC-V board, joins me to look at RISC-V's evolution across the spectrum of not ...

3:13
John Hengeveld's Gratitude Award and the evolution of RISC-V

31 views

5 months ago

Mingjie
The 10 Cent RISC-V Processor Drives Servo Smoothly - CH32V003

The Servo driver by CH32V003. The code uses SysTick to create a fixed period PWM signal and stable pulse width, the logic in ...

0:31
The 10 Cent RISC-V Processor Drives Servo Smoothly - CH32V003

2,732 views

2 years ago

Loui Handwerker
4 Digit Binary Counter Using RISC-V with a HiFive1 Rev B

Hey everyone! This was a small project I did in a lab recently. It may not look very impressive but this is one of my first projects ...

0:33
4 Digit Binary Counter Using RISC-V with a HiFive1 Rev B

90 views

2 years ago

Luca Berton
Professor Chenu Opens World RISC-V Days Hanoi | Vietnam National University

Welcome to World RISC-V Days in Hanoi, hosted at Vietnam National University! In this opening session, we're introduced to ...

0:23
Professor Chenu Opens World RISC-V Days Hanoi | Vietnam National University

29 views

6 months ago

Luca Berton
RISC-V at OSS Europe: Dev Boards, RVA23 & Ready-to-Run Linux Laptops with James De Vile

Shot at Open Source Summit Europe (Amsterdam): a quick walk-through with James from RISC-V International on where the ...

4:29
RISC-V at OSS Europe: Dev Boards, RVA23 & Ready-to-Run Linux Laptops with James De Vile

164 views

7 months ago

Luca Berton
Building Secure RISC-V SoCs with Cryptographic Accelerators

RISC-V makes it easier than ever for newcomers and experts alike to design custom processors tailored to their needs.

1:18
Building Secure RISC-V SoCs with Cryptographic Accelerators

41 views

4 months ago

Luca Berton
World RISC-V Days Hanoi | Open-Source CPU Revolution at HUST (Shorts)

I'm at Hanoi University of Science & Technology for World RISC-V Days – Hanoi! From open-source CPU design to real-world ...

0:40
World RISC-V Days Hanoi | Open-Source CPU Revolution at HUST (Shorts)

8 views

5 months ago

Luca Berton
Secure IoT with RISC-V & LoRa | FPGA-Based Cryptographic Accelerator for Data Protection

In this session, we dive into how RISC-V with cryptographic accelerators can be leveraged to build a secure IoT system with LoRa ...

1:15
Secure IoT with RISC-V & LoRa | FPGA-Based Cryptographic Accelerator for Data Protection

35 views

4 months ago